KSZ9031MNXICYour current position:Home > KSZ9031MNXIC
KSZ9031MNXIC
Product Features 产品特性
Single-chip 10/100/1000Mbps IEEE 802.3 compliant Ethernet transceiver KSZ9031Mxx feature GMII/MII standard interface with 3.3V/2.5V/1.8V tolerant I/Os KSZ9031Rxx feature RGMII timing supports on-chip delay according to RGMII Version 2.0, with programming options for external delay and making adjustments and corrections to TX and RX timing paths GMII/MII/RGMII with 3.3V/2.5V/1.8V tolerant I/Os Auto-negotiation to automatically select the highest linkup speed (10/100/1000Mbps) and duplex (half/full) On-chip termination resistors for the differential pairs On-chip LDO controller to support single 3.3V supply operation – requires only one external FET to generate 1.2V for the core Jumbo frame support up to 16KB 125MHz Reference Clock Output Energy-detect power-down mode for reduced power consumption when the cable is not attached Wake-on-LAN (WOL) support with robust custom-packet detection AEC-Q100 qualified for automotive applications (KSZ9031RNXUB-VAO, KSZ9031RNXVB-VAO) Programmable LED outputs for link, activity, and speed Baseline wander correction LinkMD® TDR-based cable diagnostic to identify faulty copper cabling Parametric NAND tree support to detect faults between chip I/Os and board Loopback modes for diagnostics Automatic MDI/MDI-X crossover to detect and correct pair swap at all speeds of operation Automatic detection and correction of pair swaps, pair skew, and pair polarity MDC/MDIO management interface for PHY register configuration Interrupt pin option Power-down and power-saving modes Core (DVDDL, AVDDL, AVDDL_PLL): 1.2V (external FET or regulator) VDD I/O (DVDDH): 3.3V, 2.5V, or 1.8V Transceiver (AVDDH): 3.3V or 2.5V (commercial temp) Available in 48-pin QFN (7mm x 7mm) and 64-pin QFN (8mm x 8mm) packages 符合IEEE 802.3标准的单芯片10/100/1000Mbps以太网收发器 KSZ9031Mxx具有GMII/MII标准接口,支持3.3V/2.5V/1.8V输入/输出 KSZ9031Rxx特性RGMII时序支持符合RGM ii 2.0版的片内延迟,具有外部延迟编程选项,并可对TX和RX时序路径进行调整和校正 GMII/MII/RGMII,支持3.3V/2.5V/1.8V输入/输出 自动协商,自动选择最高连接速度(10/100/1000Mbps)和双工(半双工/全双工) 差分对的片内端接电阻 片内LDO控制器支持3.3V单电源供电,只需一个外部FET为内核产生1.2V电压 支持高达16KB的巨型帧 125MHz参考时钟输出 未连接电缆时,节能检测省电模式可降低功耗 支持局域网唤醒(WOL ),具有强大的自定义数据包检测功能 AEC-Q100符合汽车应用要求(KSZ9031RNXUB-VAO,KSZ9031RNXVB-VAO) 链接、活动和速度的可编程LED输出 基线漂移校正 基于LinkMD TDR的电缆诊断,用于识别故障铜缆 参数NAND树支持检测芯片I/o和电路板之间的故障 诊断的回送模式 自动MDI/MDI-X交叉,可在所有运行速度下检测和纠正线对交换 自动检测和纠正线对交换、线对偏斜和线对极性 PHY寄存器配置的MDC/MDIO管理接口 中断引脚选项 掉电和省电模式 内核(DVDDL、AVDDL、AVDDL_PLL): 1.2V(外部FET或调节器) VDD输入/输出(DVDDH): 3.3V、2.5V或1.8V 收发器(AVDDH): 3.3V或2.5V(商用温度) 提供48针QFN(7毫米x 7毫米)和64针QFN(8毫米x 8毫米)封装