LAN9218I-MTYour current position:Home > LAN9218I-MT
LAN9218I-MT
The LAN9218(i) is a full-featured, single-chip 10/100 Ethernet controller designed for embedded applications where performance, flexibility, ease of integration and system cost control are required. The LAN9218(i) has been specifically architected to provide the highest performance possible for any given architecture. The LAN9218(i) is fully IEEE 802.3 10BASE-T and 802.3u 100BASE-TX compliant, and supports HP Auto-MDIX.
The LAN9218(i) includes an integrated Ethernet MAC and PHY with a high-performance SRAM-like slave interface. The simple, yet highly functional host bus interface provides a glue-less connection to most common 16-bit and 32-bit microprocessors and microcontrollers. The LAN9218(i) includes large transmit and receive data FIFOs with a high-speed host bus interface to accommodate high bandwidth, high latency applications. In addition, the LAN9218(i) memory buffer architecture allows the most efficient use of memory resources by optimizing packet granularity.
The 93AA46AE48 EEPROM device from Microchip comes with a factory programmed, globally unique EUI-48™ MAC Address. This Ethernet controller will automatically detect and load the EUI-48™ node address from the 93AA46AE48 EEPROM at start-up or reset.
Product Features
Optimized for the highest performance applications
Efficient architecture with low CPU overhead
Easily interfaces to most 32-bit and 16-bit embedded CPU’s
Integrated PHY with HP Auto-MDIX Support
Supports audio & video streaming over Ethernet: multiple high-definition (HD) MPEG2 streams
Video distribution systems, multi-room PVR
Cable, satellite, and IP set-top boxes
Digital video recorders and DVD recorder/players
Digital TV
Digital media clients/servers and home gateways
Video-over IP Solutions, IP PBX & video phones
Wireless routers & access points
High-end audio distribution systems
Highest performing non-PCI Ethernet controller
32-bit interface with fast bus cycle times
Burst-mode read support
Internal buffer memory can store over 200 packets
Automatic PAUSE and back-pressure flow control
Supports Slave-DMA
Interrupt Pin with Programmable Hold-off timer
Reduces system cost and increases design flexibility
SRAM-like interface easily interfaces to most Embedded CPU's or SoC's
Numerous power management modes
Wake on LAN*
Magic packet wakeup*
Wakeup indicator event signal
Link Status Change
Fully compliant with IEEE 802.3/802.3u standards
Integrated Ethernet MAC and PHY
10BASE-T and 100BASE-TX support
Full- and Half-duplex support
Full-duplex flow control
Backpressure for half-duplex flow control
Preamble generation and removal
Automatic 32-bit CRC generation and checking
Automatic payload padding and pad removal
Loop-back modes
One 48-bit perfect address
64 hash-filtered multicast addresses
Pass all multicast
Promiscuous mode
Inverse filtering
Pass all incoming with status report
Disable reception of broadcast packets
Supports HP Auto-MDIX
Auto-negotiation
Supports energy-detect power down
Simple, SRAM-like interface
32 or 16-bit data bus
16Kbyte FIFO with flexible TX/RX allocation
One configurable host interrupt
Low-profile 100-pin TQFP, RoHS Compliant package
Integrated 1.8V regulator
General Purpose Timer
Optional EEPROM interface
Support for 3 status LEDs multiplexed with Programmable GPIO signals
Single 3.3V Power Supply with 5V tolerant I/O
Commercial and Industrial (LAN9218i) Temperature Support
Parametrics
Comments | 10Base-T/100Base-TX Ethernet Controller with 32 bit interface |
Ethernet Bandwidth | 10/100Mbps |
TX/RX RAM Buffer(Bytes) | 16K |
Interrupt Pin | 1 |
LEDs | 3 |
Op. Voltage (V) | 0 |
# Ethernet Ports | 1 |
Temp Range Min | -40 |
Temp Rang Max | 85 |
Mixed Endian | No |
Checksum Offload | No |
# of Ether Ports | 0 |
Fiber Support | No |
Interface | 32 bit Host Bus |
Supply voltage (V) | 0 |
Vdd I/O (V) | 3.3 |
LinkMD Cable Diag | No |
ESD Rating (KV) | 0 |
WOL | No |
Largets Pkt-Size Bytes | 0 |
# of VLAN | 0 |